Evolvable Hardware, the application of evolutionary techniques as hardware design techniques, is still in its infancy despite a 15 year lifespan. After the initial excitement in the late 1990s there have been many successes but perhaps not at the rate or to the extent of the original expectations.
The first paper by Haddow and Tyrrell provides a critical review of the field. Despite highlighting many successes, it also considers why the field is far from reaching the expected goals identified by the earliest pioneers of the field. It further identifies many of the challenges being faced and ways in which such challenges may be addressed and/or are currently being addressed. The authors further redefine the field of Evolvable Hardware as well as a future path in terms of today's expectations.
The second paper, by Lohn, Becker and Linden is one of the invited contributions. This paper addresses a new exciting real world application area for the field, that of wireless network security. In particular, the paper applies evolutionary algorithms to adaptive beamforming, enabling wireless signals to be dynamically tracked and blocked.
The third paper, by Walker et al., is the second invited contribution. This work addresses the issue of intrinsic variability, a major issue facing the semiconductor industry. An evolutionary algorithm is applied to circuits from a standard cell library, to create solutions optimised for speed and power and with increased tolerance to random fluctuations present in both current and future technology cells.
The fourth paper, by Cawley et al., presents both the design, implementation and testing of a spiking neural network (SNN) device and associated SNN training and configuration tools. A number of challenges facing Evolvable Hardware devices for SNNs are addressed and discussed in this work including adaptive hardware, onchip fitness evaluation (applied to the evolution of the SNN parameters) and on-line dynamic reconfiguration (supporting fault repair).
The fifth, paper by Djupdal and Haddow, explores the application of evolutionary algorithms to defect tolerance (tolerance to production faults), with respect to Field Programmable Gate Arrays (FPGAs). Defect tolerance is a major concern for the semiconductor industry. This application highlights Evolvable Hardware challenges with respect to scalability and fitness specification.
The final paper by Vasicek and Sekanina addresses the Evolvable Hardware scalability challenge in terms of the fitness evaluation time for optimisation tasks. The task is post-synthesis optimisation and the results illustrate the significant advantage of the Evolvable Hardware approach for reducing the number of gates compared to conventional tools. Further, it illustrates that the inclusion of formal verification methods in fitness evaluation provides a substantial improvement in evaluation time compared to traditional fitness measures for such tasks.
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